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ABSTRACT
With advancing process technologies and booming IoT markets,
millimeter-wave CMOS RFICs have been widely developed in re-
cent years. Since the performance of CMOS RFICs is very sensi-
tive to the precision of the layout, precise placement of devices
and precisely matched microstrip lengths to given values have
been a labor-intensive and time-consuming task, and thus become
a major bottleneck for time to market. This paper introduces
a progressive integer-linear-programming-based method to gener-
ate high-quality RFIC layouts satisfying very stringent routing
requirements of microstrip lines, including spacing/non-crossing
rules, precise length, and bend number minimization, within a
given layout area. The resulting RFIC layouts excel in both per-
formance and area with much fewer bends compared with the
simulation-tuning based manual layout, while the layout gener-
ation time is significantly reduced from weeks to half an hour.
1 Introduction
In wireless communication systems, RFICs are key components
to receive or transmit RF signals. Millimeter-wave (mm-wave)
RFICs based on CMOS process technologies have become more
and more popular due to cost-effective and power-efficient system-
on-chip integrations [1, 2]. Although RFICs only contain a few
transistors and some passive components, such as capacitors, in-
ductors, and transmission lines, a high-quality layout is essential
as the circuit performance is very sensitive to the circuit layout,
in contrast to many digital and analog designs.
In order to implement transmission lines based on CMOS tech-
nologies, thin-film microstrip lines [3], as demonstrated in Fig-
ure 1(a), are commonly adopted. A microstrip line and its ground
plane are usually implemented with the top metal layer and the
bottom metal layer (i.e. Metal 1), respectively. Due to the shield-
ing of the ground plane, the lossy silicon substrate does not cause
signal loss to transmission lines. As the distance, t, between the
microstrip and its ground plane is small, which is about 5µm for
90nm CMOS technologies, the coupling effect between two mi-
crostrip lines can be neglected if the distance between them is
larger than 2t [3, 4], or 10µm for 90nm CMOS technologies. In
addition to the spacing rule, any crossing between microstrip lines
is not allowed. The routing of all microstrip lines must be planar.
To achieve good RF circuit performance, layout design of RFICs,
especially the routing of all microstrip lines, is extremely criti-
cal. In addition to the aforementioned spacing and non-crossing
Permission to make digital or hard copies of all or part of this work for personal or
classroom use is granted without fee provided that copies are not made or distributed
for profit or commercial advantage and that copies bear this notice and the full cita-
tion on the first page. Copyrights for components of this work owned by others than
ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or re-
publish, to post on servers or to redistribute to lists, requires prior specific permission
and/or a fee. Request permissions from permissions@acm.org.
SiO2
>500µmSilicon Substrate
Ground
Plane
(Metal 1)
Microstrip
(Top Metal)Distance>2t
Electrical
fieldt<5µm
(a)
(b)
Figure 1: (a) The cross section of microstrip lines. (b) A manually
designed CMOS RFIC layout (890µm×615µm) of a 94 GHz LNA
with planar routing of all microstrip transimission lines.
rules, any increment/decrement in length or routing bends of a mi-
crostrip line may have negative impact on circuit performance [5].
Consequently, the layout design of mm-wave CMOS RFICs have
been a labor-intensive and time-consuming task. Since it is very
difficult for human beings to generate an exact layout of an RFIC
within a restricted layout area, designers first generate a rough
initial planar layout followed by very tedious iterative simula-
tion tuning and circuit/layout refinement. Each iteration includes
i) performing full-wave electromagnetic (EM) simulation; ii) re-
sizing devices/microstrips according to the simulation results and
designers’ experience; iii) adjusting the respective layout. Such
manual procedure requires a large number of iterations leading
to a very long layout design time. Experienced designers would
spend even more than two week to finish a satisfactory layout of
a 94 GHz low-noise amplifier (LNA), as shown in Figure 1(b).
1.1 Previous Work
Only few studies [6,7] in the literature proposed automatic RFIC
layout generation methods. Actuna et al. [6] focused on floor-
planning, while they suggested to perform gridless maze routing
afterwards. Such separation between floorplanning and routing is
not suitable for CMOS RFICs with microstrip lines which need to
be planar and precise. Pathak and Lim [7] presented a method-
ology to automatically generate RFIC layouts by iteratively per-
forming placement and routing, and resizing circuit components
to compensate performance degradation due to imprecise routing.
On length matching of wires for conventional ICs and printed
circuit boards (PCBs), recent studies [8–12] tried to minimize ei-
ther length difference or length-ratio difference among a set of nets
during routing. Such problem formulation cannot meet the strin-
gent routing requirements of microstrip lines in mm-wave CMOS
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RFICs because the length of each microstrip line after routing
must be exactly the same as the given length at the circuit design
to maintain the expected RF circuit performance. Moreover, all
these routing methods assume that devices are not movable, and
hence fail to generate precise lengths of all microstrip lines.
1.2 Our Contributions
Different from the previous works [6, 7], which did not focus on
length precision and bend number minimization of microstrip lines
during RFIC layout generation, we propose a better layout gen-
eration methodology with an emphasis on microstrip routing op-
timization resulting in better performance matching before and
after layout design. Our contributions are summarized below:
• We comprehensively introduce the essential routing consid-
erations of microstrip lines, including spacing/non-crossing
rules, precise length, bend smoothing, bend number mini-
mization, and equivalent length modeling of bends;
• According to the routing considerations, we present a new
problem formulation to generate the layout with precise place-
ment and routing within a given layout area while exactly
matching microstrip lengths to the given values and mini-
mizing the number of bends;
• Based on the problem formulation, we establish a complete
integer-linear-programing (ILP) model for concurrent exact
placement and routing. The potential routing bends on mi-
crostrips are modeled by introducing chain points;
• In order to simplify the sophisticated ILP model, we fur-
ther propose a progressive ILP-based (P-ILP) RFIC layout
generation method, which consists of three different phases,
considering different placement and routing abstractions.
• Compared with manual layout design, given the same or even
smaller layout area, the proposed P-ILP method can reduce
RFIC layout design time from weeks to half an our, and
result in even better circuit performance with much fewer
bends on microstrip lines.
The structure of this paper is organized as follows. Section 2 in-
troduces microstrip routing considerations. Section 3 presents the
problem formulation. Section 4 describes a general ILP model for
exact placement and routing of devices and microstrips. Section 5
proposes a novel progressive RFIC layout generation method based
on the ILP model. Finally, experimental results and conclusions
are given in Sections 6 and 7, respectively.
2 Microstrip Routing Considerations
Before introducing our problem formulation, the most important
routing considerations for microstrip lines should be clarified.
2.1 Coupling Effect
As discussed in the previous section, the spacing between mi-
crostrips and devices must be larger than two times the distance,
t, between the layer of microstrips and the ground plane, as seen
in Figure 1, to guarantee signal quality with much less coupling.
To satisfy the spacing rule between any microstrips or devices, we
create a bounding box around a microstrip/device which expands
their horizontal and vertical dimensions by t on each side, and
keep any two bounding boxes from overlapping, as illustrated in
Figure 2(a). We will use the expanded bounding boxes to describe
the overlap constraints in our ILP model afterwards. This expan-
sion can be easily extended to cover the case with different spacing
rules between microstrips and devices.
2.2 Discontinuity Effect
Bends on a transmission line may cause signal loss, which is the
major source of discontinuity effects [5]. To mitigate the discon-
tinuity effect, it is essential to minimize the number of bends on
microstrip lines. As the bends are sometimes unavoidable due
to limited layout area, we propose to model potential microstrip
t
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Figure 2: (a) Expanded bounding boxes of devices and microstrips
for satisfying spacing rules of microstirp lines due to the coupling
effect. (b) Microstrip bend modeling with chain points.
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Figure 3: Bend smoothing due to discontinuity effects and equiv-
alent length modeling.
bends with chain points, as shown in Figure 2(b). A chain point
can decompose a microstrip line into two segments. Each mi-
crostrip segment has two chain points located on both ends. With
chain points, each microstrip segment becomes rectangular, like
a device, with two dimensions. However, a microstrip segment is
more complex than an ordinary device because one of its dimen-
sions is flexible and will be determined during microstrip routing.
In addition to minimizing the number bends on microstrip lines,
any 90° bend must be smoothed, or replaced by a diagonal short-
cut, as demonstrated in Figure 3, for reducing signal loss. Such
transformation results in a different microstrip length for signal
propagation, which cannot be directly represented by its geomet-
rical length. Instead, an equivalent length change, δ, must be
calculated by RF simulation of the diagonal bend and comparing
the signal propagation with the case through a straight microstrip.
In other words, each time when a signal goes through this diag-
onal bend, the propagation characteristics are equivalent to the
case that it goes through a straight microstrip with the equivalent
length, leq= lv+lh+δ.
Such equivalent length modeling makes our task of precise mi-
crostrip routing easier, since we only need to consider the sum of
segment lengths of a microstrip line before bend smoothing, and
then count the number of bends for length compensation. If there
are n bends, we simply add nδ to the sum of horizontal and ver-
tical lengths to calculate the equivalent length of the microstrip
line. Note that other patterns similar to the diagonal bend in
Figure 3 can also be used for transmission line smoothing. The
method discussed in the following sections can be adapted easily
to incorporate these patterns into the proposed method.
3 Problem Formulation
To generate a layout for an RFIC with precise placement and
routing, the input, constraints and output are detailed below.
Input : i) The netlist of the circuit; ii) The dimensions of the layout
area; iii) The dimensions of devices; iv) The width of microstrips;
v) The required distance between microstrip segments and/or de-
vices; vi) The equivalent length compensation, δ, for a smoothed
bend; vii) The exact lengths of all microstrip lines.
Constraints: i) The equivalent lengths of microstrips should be
equal to the given values; ii) No overlap exists between microstrip
segments and/or devices due to the planar routing requirement;
iii) Pads should be placed at the boundary of the layout area.
Output : A layout with a minimized number of microstrip bends.
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Figure 4: 0-1 variables representing segment directions at chain
points.
4 ILP Model for Exact Placement and Routing
We first describe a general ILP model for concurrent exact place-
ment and routing, which covers the following constraints and ob-
jectives: i) The equivalent length of a microstrip must be equal
to the given value; ii) The bends on microstrips should be as few
as possible. iii) Pads must be located at the boundary of the
layout area; iv) The distance between the bounding boxes of two
microstrip segments or devices must not be smaller than zero.
4.1 Modeling Microstrip Length
As shown in Figure 2(b), a microstrip line is decomposed into
several horizontal and vertical segments. Although the 90° bends
will be finally smoothed, as seen in Figure 3, the routing of a
microstrip line can still be described by the corner coordinates
at the 90° bends, while the length compensation value, δ, will be
additionally added for each bend during length calculation. Based
on the chain point model, if the second segment simply follows the
direction of the first segment, no real bend will be created, and
the length will not be compensated by δ.
Assume that there are totally m microstrips in the circuit and
the ith microstrip has ni chain points, meaning that this microstrip
is formed by ni−1 consecutive segments. The coordinates of these
chain points are written as (xi,j ,yi,j), where j=1,...ni. With the
coordinates of chain points, we can calculate the length li,j of
the jth microstrip segment that starts from (xi,j ,yi,j) and ends
at (xi,j+1,yi,j+1) as li,j = |xi,j+1−xi,j |+|yi,j+1−yi,j |. In this ex-
pression, there is always one term equal to 0 because the segment
either spans horizontally or vertically. To linearize this represen-
tation, we need to know the relative locations of these two chain
points, so that the operator of absolute value can be removed. For
example, if the segment spans from left to right, we know that
xi,j+1>xi,j and yi,j+1 =yi,j , so that the length of the segment
can be simplified as li,j =xi,j+1−xi,j .
We represent the possible directions of the segment starting from
the chain point at (xi,j ,yi,j) by four directional 0-1 variables s
u
i,j ,
sdi,j , s
l
i,j and s
r
i,j , corresponding to the up, down, left and right
directions in a two-dimensional space, as illustrated in Figure 4.
In this example, the directional variables for the segment from
left to right are set as sui,j = s
d
i,j = s
l
i,j = 0 and s
r
i,j = 1. Because
a microstrip segment can take only one direction, the four 0-1
directional variables satisfy the following constraint.
sui,j+s
d
i,j+s
l
i,j+s
r
i,j =1, i=1,...m, j=1,...ni, (1)
where ni is the number of the chain points on the i
th microstrip
and m is the number of microstrips in the circuit. Furthermore,
the (j+1)th segment should not go back to the jth chain point
so that the variables representing two reversed directions at two
consecutive chain points should not be 1 at the same time, hence
sui,j+s
d
i,j+1≤1, (2)
sdi,j+s
u
i,j+1≤1, (3)
sli,j+s
r
i,j+1≤1, (4)
sri,j+s
l
i,j+1≤1. (5)
With the four directional variables above, we can calculate the
length of the jth segment on the ith wire as follows.
li,j =s
u
i,j(yi,j+1−yi,j)+sdi,j(yi,j−yi,j+1)
+sli,j(xi,j−xi,j+1)+sri,j(xi,j+1−xi,j). (6)
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Figure 5: All kinds of bends described using the directional vari-
ables at chain points.
Each term in (6) is in the form of a multiplication of a 0-1 vari-
able and the difference of two continuous variables, so (6) can be
transformed to linear constraints according to [13]. The geometri-
cal length of a microstrip line can thus be calculated by summing
up the lengths of all segments,
lg,i=
∑
j=1,...ni−1
li,j , i=1,...m. (7)
4.2 Modeling Bends with Chain Points
As discussed in Section 2.2, the discontinuity effect exists at each
bend on the microstrip. A bend happens when two consecutive
segments take different directions to span, as seen in Figure 4. To
describe the condition whether a bend is really formed at a chain
point in the model, we assign a new 0-1 variable ti,j for the chain
point at (xi,j ,yi,j). This variable is set to 1 if the segment start-
ing from (xi,j ,yi,j) takes a direction different from the previous
segment which starts from (xi,j−1,yi,j−1).
The situations under which a bend is created are summarized
in Figure 5. Only one of these situations may happen at a chain
point if there is a bend, so the condition for the presence of a bend
can be described as
sri,j−1+s
l
i,j−1+s
u
i,j+s
d
i,j =2ti,j,hv+ui,j,hv, (8)
sui,j−1+s
d
i,j−1+s
r
i,j+s
l
i,j =2ti,j,vh+ui,j,vh, (9)
ti,j = ti,j,hv+ti,j,vh≤1, (10)
where ti,j,hv, ui,j,hv, ti,j,vh and ui,j,vh are auxiliary 0-1 variables.
(8) is the constraint for the cases in Figures 5(a) and (b), where
sri,j−1 and s
l
i,j−1 cannot be 1 at the same time according to (1),
and neither can sui,j and s
d
i,j . If any of the four situations in
Figures 5(a) and (b) happens, the sum on the left side of (8) is
equal to 2 so that ti,j,hv must be set to 1. Otherwise, ti,j,hv must
be set to 0. Similar to (8), (9) is the constraint for the cases
in Figures 5(c) and (d). Combining these situations together, a
bend is created when either ti,j,hv=1 or ti,j,vh=1. Therefore, the
variable ti,j representing the presence of a bend can be constrained
by (10), where ti,j,hv and ti,j,vh cannot be 1 at the same time.
The total number of real bends formed on the ith microstrip can
thus be described as
nb,i=
∑
j=2,...ni−1
ti,j , i=1,...m. (11)
According to Section 2.2, a 90° bend will be replaced by a di-
agonal pattern in the final routing, as illustrated in Figure 3. For
each bend, we need to compensate the length of the microstrip by
δ. Combining with the 0-1 variable ti,j representing the presence
of a bend with the geometrical length of a microstrip defined in
(7), we can write the equivalent length of the ith microstrip as
leq,i= lg,i+
∑
j=2,...ni−1
ti,jδ. (12)
This equivalent length must be equal to the exact length, Li, of
the ith microstrip according to the specification. Consequently,
leq,i=Li (13)
4.3 Modeling Connections to Devices and Pads
The two ends of a microstrip should be connected to either devices
or pads. Assume that the connection point on the microstrip has
the coordinate (xi,j ,yi,j), which is equal to (xi,1,yi,1) when the
starting chain point is connected, or (xi,ni ,yi,ni) when the ending
chain point is connected. Assume that the center of the kth de-
vice/pad is (xk,yk) and a pin on it has the offset (xt,yt) from the
center. If this pin is connected to the chain point (xi,j ,yi,j), the
two coordinates must be the same, which can be described as
xi,j =xk+xt and yi,j =yk+yt. (14)
Note that on some devices, some pins might be equivalent, so the
locations of these pins can be switched in the model.
Pads are special devices that should be placed along the bound-
ary of the layout area. Assume that we align the center (xk,yk) of
the kth device to the boundary and the dimensions of the layout
area are Lh and Lv. We introduce two discrete auxiliary variables
xk,d∈{0, Lh} and yk,d∈{0, Lv}, and two continuous auxiliary vari-
ables 0≤xk,c≤Lh and 0≤yk,c≤Lv. A 0-1 variable ck is used to
determine whether the pad is placed at the vertical or horizontal
boundary. The constraint for pad placement can be written as
xk=ckxk,d+(1−ck)xk,c and yk=(1−ck)yk,d+ckyk,c. (15)
Similar to (6), this constraint can be linearized according to [13].
4.4 Modeling Non-overlapping Conditions
The distance between any pair of microstrip segments or devices
must satisfy the spacing rule. As shown in Figure 2(a), we model
the spacing rules as non-overlapping constraints of the bounding
boxes of devices/segments. If the distance between any two bound-
ing boxes is not smaller than 0, the distance between any pair of
microstrip segments or devices satisfies its spacing rule.
According to Figure 2, the coordinate of a corner of the bound-
ing box of a segment can be calculated from the coordinate of
the chain point and the width of the segment. Similarly, the cor-
ner coordinates of a bounding box of a device can be calculated
from its center and its dimensions. For the convenience of expres-
sion, we explain the non-overlapping constraints with these corner
coordinates directly. Assume that the upper-left corner and the
lower-right corner of the ith block have coordinates (xli,y
u
i ) and
(xri ,y
d
i ), respectively, and the corresponding coordinates of the j
th
blocks are (xlj ,y
u
j ) and (x
r
j ,y
d
j ), respectively. If these two blocks
are not overlapped, their relative locations must be one of the sit-
uations in Figures 6(b)–(e), so that the corner coordinates of the
bounding boxes should meet
xri ≤xlj+Mui,j,1, (16)
yuj ≤ydi +Mui,j,2, (17)
xrj≤xli+Mui,j,3, (18)
yui ≤ydj +Mui,j,4, (19)
ui,j,1+ui,j,2+ui,j,3+ui,j,4≤3, (20)
where ui,j,1–ui,j,4 are auxiliary 0-1 variables, and M is a large
constant. The constraint (20) requests that at least one variable
from ui,j,1–ui,j,4 to be set to 0, and hence at least one of the four
situations in Figure 6 is guaranteed.
4.5 Optimization Formulation
The objective of the optimization problem described in Section 3
is to minimize total number of bends on all microstrips. According
to the discussion in previous sections, the overall ILP model for
(xli, y
u
i )
(xri , y
d
i )
Object
i
i j j j j
i
i
i
(a) (b) (c) (d) (e)
Figure 6: (a) Corner coordinates of a bounding box. (b)–(e) Non-
overlapping situations.
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Figure 8: Space reservation for blurred devices.
exact placement and routing of an RFIC can be defined as
Minimize: αnb,max+β
∑
i=1,...m
nb,i, (21)
Subject to: (1)−(20). (22)
In the above optimization problem, the ILP solver needs to
search the complete layout area to determine where the devices
and chain points on microstrips should be located. The large
search space and variable numbers make the problem very difficult
to solve, especially to meet all the exact length specifications.
5 Progressive ILP-based RFIC Layout Generation
Although the accurate ILP model presented in the previous section
can generate an exact layout, including placement and routing,
the runtime is not acceptable. To efficiently solve the problem,
we apply simplified versions of this model in three different phases
based on different levels of layout abstraction, and limit the solu-
tion space, respectively. Consequently, an optimized RFIC layout
can be automatically generated with reasonable runtime.
The proposed three phases include i) planar microstrip routing
with blurred devices, ii) device visualization and overlap fixing,
and iii) iterative layout refinement with device rotation and dele-
tion/insertion of chain points. Figure 7 demonstrates the overall
progressive ILP-based RFIC layout generation flow with the snap-
shot resulting from each phase.
5.1 Planar Microstrip Routing with Blurred Devices
We first generate the planar routing of all microstrip lines with
blurred devices by excluding detailed device geometries in the ILP
model described in Section 4. Although devices are not directly
considered in this phase, their dimensions are integrated into the
model by enlarging the space between microstrips and/or devices.
The concept and idea of this space reservation is illustrated in
Figure 8. With these aggressively expanded bounding boxes, suf-
ficient space can be reserved for blurred devices during planar
microstrip routing.
After blurring devices, different microstrip lines are directly con-
nected, so that their lengths are also increased according to the
dimensions of the devices, as shown in Figure 8. These increased
lengths should be added to the specified microstrip length Li in
(13). Assume that the increased lengths at the starting device and
the ending device of the ith microstrip are Ls,i and Le,i, respec-
tively. The length requirement of this microstrip becomes
Lgr,i=Li+Ls,i+Le,i (23)
However, during planar microstrip routing, we might expand the
bounding boxes of microstrip segments too aggressively, and hence
the lengths of microstrips may not be completely satisfied. We
alleviate such problem by minimizing the maximum unmatched
Design
Input
(a) (b) (c) (d)
Figure 7: The snapshot resulting from each phase of the proposed progressive RFIC layout generation flow based on the same 94 GHz
LNA, as seen in Figure 1(b). (a) Planar microstrip routing with blurred devices. (b) Device visualization and overlap fixing. (c) Iterative
layout refinement with device rotation and deletion/insertion of chain points. (d) The resulting layout (800µm×600µm).
area conflict
dh,k
dv,k
Figure 9: Overlap between bounding boxes.
length on microstrips and the total unmatched length of all of
them. For this purpose, we introduce the variable lu,i to represent
the upper bound of the under-compensated or over-compensated
length of the ith microstrip, so that lu,i≥|Lgr,i−leq,i|, where Lgr,i
is the specified length for the ith microstrip in global routing de-
fined in (23), and leq,i is the equivalent length of the microstrip
defined in (12). This constraint can also be expressed as
lu,i≥Lgr,i−leq,i and lu,i≥ leq,i−Lgr,i, i=1,...m. (24)
The maximum of all these bounds is modeled with the variable
lu,max and constrained as
lu,max≥ lu,i, i=1,...m. (25)
In addition, the bounding box expansion in Figure 8 also re-
serves space aggressively and therefore area overlap cannot be
completely avoided. In this phase, we allow some overlap between
the expanded bounding boxes. These overlap areas are penalized
in the optimization problem so that the solver still tries to re-
duce them. Consider the example in Figure 9. We represent the
dimensions of the kth overlap area with variables dh,k and dv,k,
respectively. Then the sum of all these overlap dimensions is min-
imized together with unmatched microstrip lengths.
Similar to the optimization problem in (21)–(22), the ILP prob-
lem for planar microstrip routing with blurred devices is defined
as follows.
Minimize: αnb,max+β
∑
i=1,...m
nb,i+γlu,max
+ζ
∑
i=1,...m
lu,i+η
∑
k∈K
(dh,k+dv,k), (26)
Subject to: (1)−(20) except (14), (27)
(23)−(25), (28)
where K is the set of indexes of all possible overlapping areas
created by comparing all the bounding boxes in the current phase.
In this phase, we set the number of chain points on a microstrip ni
to a given number to reduce model complexity. If this setting is too
restrictive, more chain points are inserted in the later refinement
iterations.
5.2 Device Visualization and Overlap Fixing
After planar microstrip routing, the blurred devices are visualized
again for overlap fixing and routing refinement. The locations of
all blurred devices can be obtained according to the starting and
ending points of their connected microstrips. Once the blurred de-
vices are visualized at the corresponding locations, we want to fix
more chain points
inevitable
area conflict
(a) (b)
1 2
3
1 2
3
Figure 10: Chain point insertion during layout refinement. (a) No
feasible solution with insufficient chain points. (b) A feasible so-
lution with sufficient chain points.
device overlap and release the unused space which was previously
reserved along microstrip segments. We solve the optimization
problem (26)–(28) again with the new area constraints. The only
difference is that we include the constraint (14) into the ILP model
for considering device geometries and pin locations in this phase.
In order to reduce the solution space, the locations of chain
points on microstrips are not allowed to freely move across the
whole layout area since the planar microstrip routing in the previ-
ous phase has determined the topology of all microstrip segments.
Therefore, chain points and device locations are confined to areas
with size equal to τd centering at their current coordinates.
5.3 Iterative Layout Refinement with Chain Point
Deletion/Insertion and Device Rotation
In this phase, the optimization problem (26)–(28) is further solved
several times, taking the result of the second phase as the initial
solution. To achieve better solutions in each iteration, we refine
the ILP model of the optimization problem by i) deleting chain
points on microstrips, ii) inserting chain points on microstrips, and
iii) rotating devices. Similar to the second phase, chain points and
devices are also confined in their local areas in this phase.
As chain points are used to represent where microstrips can
change direction, they are virtual and used only for modeling.
Each time after solving the ILP problem, there might be no bends
formed at some chain points. In other words, the two microstrip
segments chained by such a chain point have the same direction.
These chain points without bends can be removed to reduce solu-
tion space during iterative layout refinement.
Sometimes the reduced number of chain points may affect the
routing of microstrips. For example, in Figure 10(a), with only
one chain point it is impossible to create a microstrip connecting
device 1 and device 3 without overlapping device 2. To solve this
problem, we can either change the orientations of some devices or
insert some chain points on a microstrip. The insertion of chain
points and rotation of devices enables the solver to generate a
valid routing to circumvent overlap, as shown in Figure 10(b), or
to achieve even more precise microstrip routing with fewer bends.
6 Experimental Results
The proposed framework was implemented with the C++ pro-
gramming language, and executed on a computer with a 2.67 GHz
CPU and 12 GB memory. We employed Gurobi Optimizer [14] as
Table 1: Comparison of maximum bend numbers on a microstrip line, total bend numbers on all microstrip lines, and runtime for the
RFIC layouts resulting from manual design (“Manual”) and the proposed progressive ILP-based approach (“P-ILP”).
Circuit
# of # of Area Max. bend number Total bend number Runtime
microstrips devices (µm×µm) Manual P-ILP Manual P-ILP Manual P-ILP
94 GHz
25 34
890×615 9 4 59 22 >2 weeks 18m05s
LNA 845×580 n/a 5 n/a 29 n/a 28m13s
60 GHz
14 26
595×850 4 3 27 7 >1 week 04m22s
Buffer 505×720 n/a 3 n/a 13 n/a 19m20s
60 GHz
19 28
600×855 4 2 31 10 >1 week 06m17s
LNA 570×810 n/a 5 n/a 18 n/a 07m12s
S21, manual and P-ILP
S11, manual
S22, manual
S22, P-ILP
S11, P-ILP
S21, P-ILP
S11, manual
S22, manual
S22, P-ILP
S11, P-ILP
S21, manual
dB dB
(a) (b)
freq, GHz freq, GHzoperating frequency operating frequency
Figure 11: RF simulation results. (a) 94 GHz LNA, manual design with area 890µm×615µm and P-ILP with area 800µm×600µm.
(b) 60 GHz Buffer, manual design with area 595µm×850µm and P-ILP with area 500µm×800µm.
our ILP solver. We tested the proposed P-ILP method on three
RF circuits, as shown in Table 1, and compared the resulting lay-
out quality of each circuit with the respective manually designed
layouts given by RFIC designers. For each RF circuit, we applied
two different area settings. In the first setting, the dimensions of
the area are exactly the same as those of the manually designed
layout. In the second setting, we applied a smaller area with a
similar aspect ratio for stress testing of our approach when the
layout density is even higher.
According to the results in Table 1, when applying the same
area setting, our P-ILP method results in even smaller maximum
bend number on a microstrip line and much fewer total bends
on all microstrip lines in a circuit, compared with the manually
designed layouts. The layout design of each circuit for an experi-
enced designer requires at least one week due to tedious polygon
pushing and simulation tuning. Our P-ILP method takes at most
half an hour to accomplish the layout of an RF circuit with even
better layout quality. When applying the smaller area setting, our
approach can still generate a feasible layout for each circuit with
much fewer bends within acceptable running time. Consequently,
our P-ILP method is very effective and efficient.
In addition to the number of bends on microstrip lines, to verify
RF performances, we further simulated two of the circuits using
Agilent Advanced Design System (ADS). The performances of the
manual layout and the automatically generated layout of 94 GHz
LNA and 60 GHz Buffer are shown in Figure 11. The major per-
formance of these circuits is the gain, S21, from port 1 to port 2 at
the operating frequencies as highlighted in Figure 11. In the LNA
circuit, the gain values of P-ILP and manual design are 17.912 dB
and 17.196 dB, respectively. In the Buffer circuit, the gain values
are 16.998 dB and 16.791 dB, respectively. Besides gain, the return
loss measurements at port 1 and port 2 are denoted by S11 and
S22 in Figure 11, respectively. For port return loss, manual design
and P-ILP each have an advantage in some performances in the
regions around the operating frequencies. In summary, our P-ILP
method outperforms the manual design in terms of gain, while
achieving comparable quality with respect to port return loss.
Therefore, we can conclude that the proposed method consis-
tently excels in circuit performance, chip area, and execution time.
7 Conclusion
In this paper, we propose to generate high-quality layout for mm-
wave RFICs using an efficient design automation method. In such
circuits, microstrip lines must have given lengths in the routing to
maintain circuit performances. In addition, bends on microstrips
should be reduced as much as possible. We model this layout gen-
eration task as an ILP problem and solve it in several phases with
simplified models. Experiments show that the proposed method
can generate a valid layout efficiently, while circuit performance
resulting from the automatically generated layout is consistently
better than manual design.
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